

PATENT NUMBER

KC O.I.P.E. SCANNED <u>AS (2)</u> Q.A. <u>dl 2</u>	PATENT DATE
---	-------------

APPLICANTS	706	33	2121	Tran
TITLE	<p>Linear associative memory-based hardware architecture for fault-tolerant ASIC/FPGA work-around!</p>			

ISSUING CLASSIFICATION

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____	_____ (Primary Examiner) (Date)		ISSUE FEE	
			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)